About Tezzaron Technologies Products Investors Contact Us Site Map Press Kit Search

3D Stackable DRAM

Home
About Tezzaron
Technologies
Products
Investors
Contact Us
Site Map
Press Kit
Search

bullet"Octopus" Data Sheet rev 0.1 (pdf format)

FaStack® 3D Memory --  Stackable DRAM

Capacity: 1Gb to 4Gb
Latency: as little as 7ns
Maximum clock rate: 800MHz
Minimum Timing: tRCD=2, tCYC=6, tPCR=4, tCL=2
8 ports x 128 bits each direction
Programmable burst length: 4 or 8
DDR 1600MT Max
Sustainable 50 GB/sec in closed page mode with BL=4
200GB/s peak bandwidth
Multiplexed address
Max Cio 0.25pf
Max Cclk 0.8pf
Unidirectional data flow between memory and host
1.4V to 1.7V I/O, 1.4V to 1.7V Core
Max core current 1.3A, Nom 800mA
Internally ECC protected by Bit Armor™
JTAG configuration/test/status port
“Mailbox” interface for configuration & testing
115ºC full function operating temperature
Memory to Host I/O, Vdd, Vss interconnect organized in 64 x 10 contact block per port  (8 contact blocks per part)
Inter-die contacts: 10um pads on 25um center
21.8 x 12.3 mm die footprint

The Tezzaron Octopus™ is designed to bring an entirely new level of performance to next generation processing devices. Designed for intimate integration using die-to-die or die-to-wafer bonding technologies, the Octopus can significantly boost overall system throughput.

The Octopus provides superior L3 caching with unprecedented density and reliability; it can deliver up to a sustained 50 gigabytes per second from 8 independent 128 bit data ports on a double pumped data bus. Data burst length can be programmed to 4 or 8 words; bursts of 8 can be interrupted with no bus penalty.

The Octopus contains an on-board ECC system called Bit Armor™ that provides ECC protected data for extended error-free operation. Bit Armor requires no host device alterations or data insertion paths, thus providing a simple and highly usable method for yield enhancement.

Interface adaptation is made simple by mimicking the industry standard DDR DRAM interfaces. A wide variety of I/O and addressing options is available with either soft configuration or factory antifuse programming.

The I/O is designed for 1pf loads at a maximum data rate of one giga-transfer per second.

For more information, including pricing and availability, contact:
Tezzaron Semiconductor    630-505-0404   Memory@tezzaron.com

Related Pages:

bulletFaStack® Memory
bulletFaStack® Technology
bulletBi-STAR® Technology
Copyright © 2010 Tezzaron® Semiconductor.  All rights reserved.  Revised: May 12, 2011
 

Home ] About Tezzaron ] Technologies ] Products ] Investors ] Contact Us ] Site Map ] Press Kit ] Search ]